



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/880,734	06/12/2001	Andrew Crosland	015114-053500US	4950
26059	7590 10/27/2004	EXAMINER		
TOWNSEND AND TOWNSEND AND CREW LLP/ 015114 TWO EMBARCADERO CENTER			CHEN, TSE W	
8TH FLOOR			ART UNIT	PAPER NUMBER
SAN FRANC	SCO, CA 94111-3834		2116	

DATE MAILED: 10/27/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

·		
	Application No.	Applicant(s)
	09/880,734	CROSLAND ET AL.
Office Action Summary	Examiner	Art Unit
	Tse Chen	2116
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the	correspondence address
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a repl If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be ti y within the statutory minimum of thirty (30) da will apply and will expire SIX (6) MONTHS fron t, cause the application to become ABANDON	mely filed ys will be considered timely. n the mailing date of this communication. ED (35 U.S.C. § 133).
Status		
1) Responsive to communication(s) filed on 09 A	<u>ugust 2004</u> .	
2a) This action is FINAL . 2b) ⊠ This	action is non-final.	
3) Since this application is in condition for alloward closed in accordance with the practice under E	·	
Disposition of Claims		
4) ☐ Claim(s) 1-15 and 44-54 is/are pending in the 4a) Of the above claim(s) is/are withdray 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-15 and 44-54 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	wn from consideration.	
Application Papers		
9)⊠ The specification is objected to by the Examine 10)⊠ The drawing(s) filed on 12 June 2001 is/are: a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11)□ The oath or declaration is objected to by the Example 11.)⊠ accepted or b)⊡ objected to drawing(s) be held in abeyance. Se tion is required if the drawing(s) is ob	ee 37 CFR 1.85(a). Djected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119	,	
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applicat rity documents have been receiv u (PCT Rule 17.2(a)).	tion No red in this National Stage
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	_	
Paper No(s)/Mail Date <u>See attached</u> .	6) Other:	

Art Unit: 2116

DETAILED ACTION

1. It is hereby acknowledged that the following papers have been received and placed of record in the file: Amendment dated August 9, 2004.

2. Applicant has elected to prosecute claims 1-15 and 44-54. Applicant has canceled claims 16-43.

Information Disclosure Statement

3. The information disclosure statement (IDS) submitted on December 26, 2001, November 1, 2002, April 28, 2004, May 5, 2004, and May 7, 2004, were filed before the mailing date of the first Office Action. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

Claim Objections

4. Claims 45-47 are objected to because of the following informalities: "integrated circuit" should be "programmable logic integrated circuit" in order to have a corresponding antecedent.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Re Claims 44, 48-49, and 51

6. Claims 44, 48-49, and 51 are rejected under 35 U.S.C. 102(b) as being anticipated by Yokouchi et al., US Patent 4796211, hereinafter Yokouchi.

Art Unit: 2116

7. In re claim 44, Yokouchi discloses a method of operating a programmable logic

integrated circuit [cpu] comprising [col.1, ll.36-54]:

• Clocking a watchdog timer circuit to advance a count register of the watchdog timer

circuit [enable the counter for free-running counting].

• Loading a first magic value [data 1eH] into a reload register [inherently, some kind of

reload register in the broadest interpretation is needed to secure the value] of the

watchdog timer circuit, which resets [initializes] the count register to an initial value.

• After loading the first magic value, loading a second magic value [data e1H] into the

reload register, which causes the count register to reset the initial value [col.1, 11.36-47].

• After loading the first magic value into the reload register, loading a value other than the

second magic value into the reload register, which causes the watchdog timer circuit to

generate a triggered signal [carry signal] [col.1, 11.48-54; incorrect combination written

will cause reset].

8. As to claim 48, Yokouchi discloses the method comprising allowing the count register of

the watchdog timer to advance to a final value [fixed time; e.g., 16 ms] before the first or second

magic values are loaded, which causes the watchdog timer circuit to generate the triggered signal

[col.1, 11.36-54].

9. As to claim 49, Yokouchi discloses the method wherein the initial value is 0 [col.1, 11.36-

47].

10. As to claim 51, Yokouchi discloses the method wherein the first magic value [1eH] is

different from the second magic value [e1H] [col.1, ll.36-47].

Claim Rejections - 35 USC § 103

Art Unit: 2116

11. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Re Claims 1-2, 4-5, and 7-14

- 12. Claims 1-2, 4-5, and 7-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Van de Steeg et al., US Patent 5479618, hereinafter Steeg, in view of Yokouchi.
- 13. In re claim 1, Steeg discloses a method of operating a programmable logic integrated circuit [plc 29, 37] comprising:
 - Loading an initial value [data] in a count register of a watchdog timer circuit [60] of the programmable logic integrated circuit [col.6, ll.17-27, ll.47-67; col.8, ll.49-59].
 - Upon receiving a triggered signal [reset/clear] output in a reset logic block [fault logic circuit] of the programmable logic integrated circuit, causing reloading of configuration data from an external source [prom 25] into the programmable logic integrated circuit [col.3, 11.28-53; col.8, 11.49-59; col.9, 11.54].
- 14. Steeg did not discuss the details of the watchdog timer.
- 15. Yokouchi discloses a method of operating a programmable logic integrated circuit [cpu] comprising [col.1, ll.21-35]:
 - Clocking a count register to advance the count register to a next value with each clock [counter advances in sync with the clocking that drives cpu execution].
 - Periodically reloading the count register with an initial value [preset].

Application/Control Number: 09/880,734

Art Unit: 2116

• When the stored count value held in the count register of the watchdog timer circuit reaches a final value [expiration], asserting a triggered signal output [interrupt].

Page 5

- 16. It would have been obvious to one of ordinary skill in the art, having the teachings of Steeg and Yokouchi before him at the time the invention was made, to use the watch dog timer taught by Yokouchi for the programmable logic integrated circuit disclosed by Steeg as the watchdog timer taught by Yokouchi is a well known device suitable for use as the watchdog timer of Steeg. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to counter against problems associated with external noise, aging, etc. [Yokouchi: col.1, ll.6-13].
- 17. As to claim 2, Steeg discloses the method wherein the external source is a nonvolatile memory [prom 25].
- 18. As to claim 4, Yokouchi discloses the method wherein the final value causes an overflow condition for the count register of the watchdog timer circuit [col.1, ll.21-35; no preset causes overflow of a final value].
- 19. As to claim 5, Yokouchi discloses the method wherein the watchdog timer circuit increments the stored count values at each clock pulse [col.1, 11.36-47; start counting from 0].
- 20. As to claim 7, Yokouchi discloses the method wherein periodically reloading the count register comprises:
 - Writing a magic value [data e1H] into a reload register of the watchdog timer circuit.
 - When the magic value is received in the reload register, resetting the count register of the watchdog timer circuit to the initial value [col.1, ll.36-47].

Application/Control Number: 09/880,734

Art Unit: 2116

21. As to claim 8, Yokouchi discloses the method wherein periodically reloading the count

Page 6

register comprises:

• Writing a first magic value [1eH] into a reload register of the watchdog timer circuit.

• When the first magic value is received in the reload register, reloading the count register

of the watchdog timer circuit to the initial value [col.1, ll.36-47].

• After the first magic value is received in the reload register, permitting a subsequent

reload [reset] of the count register when a second magic value [e1H] is written into reload

register [col.1, 11.36-47].

22. As to claim 9, Yokouchi discloses the method comprising continually reloading the count

register to the initial value by writing the first and second magic values to the reload register in

sequence, alternately [col.1, 11.36-47].

23. As to claim 10, Steeg discloses the method comprising using the configuration data to

configure an embedded processor portion [plc 29] and a programmable logic portion [plc 37] of

the programmable logic integrated circuit [col.3, 11.28-53].

24. As to claim 11, Yokouchi discloses the method wherein to avoid asserting the triggered

signal output, a periodic reload of the watchdog timer circuit should be performed during a timer

period it takes the watchdog timer circuit to count from the initial value to the final value [col.1,

11.21-54].

25. As to claim 12, Yokouchi discloses the method wherein the period is less than about two

minutes [e.g., 16 ms] [col.1, 11.36-47].

26. As to claim 13, Yokouchi discloses the method wherein the time period depends on clock

frequency used to clock the watchdog timer circuit [col.1, ll.36-47; 16 ms at 12 Mhz].

Art Unit: 2116

27. As to claim 14, Yokouchi discloses the method wherein the initial value is 0 [col.1, ll.36-47]. The Examiner hereby takes Official Notice that it is well known in the art to have the final

value that is a maximum count value permitted by the count register.

Re Claim 3

- 28. Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Steeg and Yokouchi as applied to claim 1 above, and further in view of Harris et al., US Patent 6505341, hereinafter Harris.
- 29. In re claim 3, Steeg and Yokouchi disclose each and every limitation of the claim as discussed above in reference to claim 1. Steeg and Yokouchi did not disclose explicitly that the external source is a serial EPROM.
- 30. Harris discloses a method of operating a programmable logic integrated circuit [unit] [abstract] comprising an external source that is a serial EPROM [108] [fig.2; col.9, ll.57-65].
- 31. It would have been obvious to one of ordinary skill in the art, having the teachings of Harris, Steeg and Yokouchi before him at the time the invention was made, to use the serial EPROM taught by Harris for the external source disclosed by Steeg and Yokouchi as the serial EPROM taught by Harris is a well known device suitable for use as the external source of Steeg and Yokouchi. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to store configuration information [Harris: col.9, ll.57-65].

Re Claims 6 and 15

32. Claims 6 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Steeg and Yokouchi as applied to claim 1 above, and further in view of Frisch, US Patent 5721828.

Art Unit: 2116

33. Steeg and Yokouchi disclose each and every limitation of the claim as discussed above in reference to claim 1. Steeg and Yokouchi did not disclose decrementing the stored count or that the count register comprises 32 bits.

- 34. In re claim 6, Frisch discloses a method comprising a timer circuit [timer] that decrements the stored count value [col.28, ll.19-31].
- 35. It would have been obvious to one of ordinary skill in the art, having the teachings of Frisch, Steeg and Yokouchi before him at the time the invention was made, to use the timer circuit that decrements the stored count value taught by Frisch for the timer circuit disclosed by Steeg and Yokouchi as the timer circuit taught by Frisch is a well known timer suitable for use as the timer circuit of Steeg and Yokouchi. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to time an event [e.g., interrupt] [Frisch: col.28, ll.15-22].
- 36. In re claim 15, Frisch discloses a method comprising a count register [counter register] that comprises 32 bits [col.27, 11.60-63; col.28, 11.28-31].
- 37. It would have been obvious to one of ordinary skill in the art, having the teachings of Frisch, Steeg and Yokouchi before him at the time the invention was made, to use the count register that comprises 32 bits taught by Frisch with the programmable logic circuit disclosed by Steeg and Yokouchi as the count register taught by Frisch is a well known count register suitable for use with the programmable logic circuit of Steeg and Yokouchi. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to hold the count value [Frisch: col.27, 1. 60 col.28, 1.8].

Application/Control Number: 09/880,734

Art Unit: 2116

38. Claims 45–47, 50, and 53 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yokouchi as applied to claims 44 above, and further in view of Steeg.

Page 9

- 39. In re claim 45, Yokouchi discloses each and every limitation of the claim as discussed above in reference to claim 44. Yokouchi did not discuss the details of loading configuration data.
- 40. Steeg discloses a method of operating a programmable logic integrated circuit [plc 29, 37] comprising:
 - Receiving a triggered signal [reset/clear] in a reset logic block [fault logic circuit] of the programmable logic integrated circuit, which causes a reloading of configuration data from an external source [prom 25] into the programmable logic integrated circuit [col.3, 11.28-53; col.8, 11.49-59; col.9, 11.54].
- 41. It would have been obvious to one of ordinary skill in the art, having the teachings of Steeg and Yokouchi before him at the time the invention was made, to modify the programmable logic integrated circuit taught by Yokouchi to include the teachings of Steeg, in order to obtain a software re-configurable system. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to have a software re-configurable system that would be more flexible in adapting to changes in operations [Steeg: col.2, 11.2-29].
- 42. As to claim 46, Steeg discloses each and every limitation of the claim as discussed above in reference to claim 10.
- 43. As to claim 47, Steeg discloses the method wherein the watchdog timer circuit [60] is located in an embedded processor portion [plc 29] and the reset logic block [fault logic 78] is

located in a programmable logic portion [plc 37] of the programmable logic integrated circuit [fig.2, 4-5].

- As to claim 50, the Examiner hereby takes Official Notice that it is well known in the art 44. to have an initial value that is a value other than 0.
- 45. As to claim 53, see discussion above in reference to claim 14.

Re Claim 52

- 46. Claim 52 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yokouchi as applied to claims 48 above, and further in view of Muller, US Patent 6298360.
- 47. In re claim 52, Yokouchi discloses each and every limitation of the claim as discussed above in reference to claim 48. Yokouchi did not disclose explicitly that the final value is userselectable.
- Muller discloses a method comprising a value that is user-selectable [col.6, 11.30-46]. 48.
- It would have been obvious to one of ordinary skill in the art, having the teachings of 49. Muller and Yokouchi before him at the time the invention was made, to modify the programmable logic integrated circuit taught by Yokouchi to include the teachings of Muller, in order to obtain the final value that is user-selectable. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to initialize a timer [Muller: col.6, ll.30-46].

Re Claim 54

50. Claim 54 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yokouchi as applied to claims 44 above, and further in view of Laiho et al., US Patent 6754830, hereinafter Laiho.

Art Unit: 2116

51. In re claim 54, Yokouchi discloses each and every limitation of the claim as discussed above in reference to claim 44. Yokouchi did not discuss the details of a debug mode.

- 52. Laiho discloses a method wherein in a debug mode, the count register [watchdog register] does not advance [col.4, ll.27-41].
- 53. It would have been obvious to one of ordinary skill in the art, having the teachings of Laiho and Yokouchi before him at the time the invention was made, to modify the programmable logic integrated circuit taught by Yokouchi to include the teachings of Laiho, in order to not advance the count register in debug mode. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to perform debugging [Laiho: col.4, ll.27-41].

Conclusion

54. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The additionally cited US patent documents describe various methods and well known limitations associated with programmable logic integrated circuits.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tse Chen whose telephone number is (571) 272-3672. The examiner can normally be reached on Monday - Friday 9AM - 5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne Browne can be reached on (571) 272-3670. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2116

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Tse Chen September 28, 2004 LYNNE H. BROWNE SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 3600 2400

Continuation Sheet (PTOL-326)

Application No.